Tunneling field-effect transistors (FETs) have been intensely explored recently due to its potential to address power concerns in nanoelectronics. The recently discovered graphene nanoribbon (GNR) is ideal for tunneling FETs due to its symmetric bandstructure, light effective mass, and monolayer-thin body. In this work, we examine the device physics of p-i-n GNR tunneling FETs using atomistic quantum transport simulations. The important role of the edge bond relaxation in the device characteristics is identified. The device, however, has ambipolar I-V characteristics, which are not preferred for digital electronics applications. We suggest that using either an asymmetric source-drain doping or a properly designed gate underlap can effectively suppress the ambipolar I-V. A subthreshold slope of 14mV/dec and a significantly improved on-off ratio can be obtained by the p-i-n GNR tunneling FETs. *
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With the scaling down of field-effect transistors (FETs), power dissipation has been increasing dramatically. 1 At the same time, the static power dissipation is becoming an increasingly important concern. For lowering the static power dissipation, the most important parameter for optimization is the subthreshold swing (SS), which is the voltage required to change current by an order of magnitude. In a metal-oxide-semiconductor (MOS) FETs, the value has been limited by thermionic emission to 60mv/dec at room temperature, 2 and it is getting worse as transistors are scaling down in size. In recent years, there has been a persistent pursuit for alternative device structures and materials that could provide a subthreshold swing less than 60mv/dec. A large number of transistors have been reported that explore band-to-band tunneling principles in silicon, germanium, and carbon nanotube (CNT) to obtain the subthreshold swing less than 60 mv/dec and high I on /I off ratio by experiment and theory. [3] [4] [5] [6] [7] [8] [9] [10] Studies on the GNR MOSFETs using both tight-binding (TB) and first-principles methods have been reported. [11] [12] [13] [14] This letter presents a computational study of the p-i-n tunneling FETs using a graphene nanoribbon (GNR) as the channel material, which has rarely been studied before. The recently discovered GNR is a preferred material of choice due to its symmetrical band structure, light effective mass, and direct band gap to favor tunneling. [15] [16] [17] [18] Fundamental questions regarding the important role of GNR edges, schemes for controlling ambipolar transport, and achievable device performance, however, remain unclear.
In this letter, we theoretically explore the device physics of GNR tunneling FETs by using three-dimensional atomistic simulations. We show that the edge bond relaxation has a significant effect on the device characteristics of the p-i-n GNR tunneling FETs, which distinguishes it from a CNT tunneling FETs. A subthreshold swing of 14mV/dec and a large on-off ratio are obtained at the ballistic transport limit in the presence of edge bond relaxation. The device, however, 3 shows ambipolar I-V characteristics that are not preferred for digital electronics applications. We show that by using an asymmetric source-drain doping or a properly designed gate underlap, the ambipolar characteristics can be significantly suppressed. The modeled p-i-n GNR tunneling
FETs has a double-gate geometry with a gate oxide thickness of 1.5 nm and the dielectric constant of = 16 (for HfO 2 ), as schematically shown in Figure 1 . A semiconducting armchairedge GNR (AGNR) is used as the channel material. 23 Ballistic transport is assumed. As indicated by a study on the p-i-n CNT tunneling FETs, phonon scattering has a small effect on the p-i-n tunneling FETs characteristics if the hot phonon effect is small. 9 The semi-infinite 4 source and drain contacts are accounted for by the contact self-energy matrix, which is solved by a recursive relation. The atomistic transport equation is self-consistently solved with a threedimensional (3D) Poisson equation using the finite element method. The gate leakage current, which can be suppressed by increasing the gate insulator thickness, is neglected here. The noise due to thermal effects and nonideal trap states is not dealt with here for simplicity.
We first examine the effect of edge bond relaxation on device performance. for digital electronics applications. 25 We propose and examine two schemes for suppressing ambipolar characteristics in the p-i-n GNR tunneling FETs.
Controlling the ambipolar characteristics by designing the drain doping density is examined next. If the doping of the drain extension is reduced, the width of the band-to-band tunneling barrier for holes at the drain end of the channel increases due to a larger electrostatic screening length for a lower doping density, as shown in Figure 3(b) . As a result, the p-type conduction branch is significantly suppressed, because tunneling current decreases exponentially with an increasing barrier width. In contrast, because the n-type conduction is controlled by the electron 6 band-to-band tunneling from the source to the channel, it is insensitive to the drain doping density. Asymmetric source-drain doping, therefore, offers a successful scheme for suppressing ambipolar I-V characteristics, as shown in Figure 3 (a). It is also observed that the source-drain current is nearly independent of the gate voltage in -0.2V<V G <0 for a drain doping density of N D =0.001 dopant/atom. The reason is that in this bias range, the band-to-band tunneling is completely turned off and the current is due to the direct source-drain tunneling, as indicated by the lack of the band-to-band tunneling peak in the current spectrum plot, compared to the case of higher drain doping densities shown in Figure 3 (c).
We next examine controlling the ambipolar characteristics by using a gate underlap at the drain end of the channel, as shown in the inset of Figure 4 (a). To examine the underlap effect, we fix the channel length at 50nm and vary the length of the gate underlap. Figure 4 (a) shows a suppression of the ambipolar characteristics as the drain underlap increases. Again, the n-type conduction branch is unaffected and the p-type conduction branch is suppressed. The increase of the gate underlap at the drain end results in a nearly linear potential drop in the ungated part of the channel, which increases the width of the band-to-band tunneling barrier, as shown in Figure   4 (b). The increase of the tunneling barrier thickness results in an exponential decrease of the band-to-band tunneling current, as shown by the current spectrum in Figure 4 (c). We also emphasize that the gate length should not be shrunk so short that the direct source-drain tunneling becomes a concern. As shown in the inset of Figure 4 (c), which zooms in the current spectrum due to direct source-drain tunneling, an increase of the drain underlap results in an increase of the direct source-drain tunneling current due to a thinner tunneling barrier attributed to a shorter gate length. Figure 4 shows that a properly designed gate underlap can be another effective method to suppress ambipolar characteristics. 7 Finally we examine the device performance of the nominal GNR tunneling FETs as shown in Figure 1 at different supply voltage. To characterize the performance of the device, we use a previously developed scheme, which plots I on as a function of I on /I off as shown in Figure 5 . 26 A significant improvement in terms of the maximum achievable on-off ratio is observed, especially compared to Schottky barrier GNRFETs which suffers from small maximum achievable on-off ratio when the gate oxide thickness is scaled down. Because the thermionic emission tail in the source and drain regions are suppressed by the bandgap for the p-i-n GNR tunneling FETs, the minimal leakage current is small and the subthreshold swing can be considerably smaller than the 60mV/dec room temperature limit. As a result, when the power supply voltage is 0.3V, the maximum achievable I on /I off ratio is up to 10 11 . The maximum on-off ratio decreases considerably as the power supply voltage increases above 0.4V, due to the turn on of the band-to-band tunneling at the minimal leakage bias condition, as compared to the direct source-drain tunneling as the only leakage mechanism for low V DD . The maximum achievable I on /I off of 10 6 at V DD =0.5V, however, is still significantly better than the value of 100 by a Schottky barrier GNRFETs with a similar channel material. The increase of the I on /I off , however, comes at an expense of a lower I on due to the existence of the band-to-band tunneling barrier at the source end in the on-state.
Optimization of the on-current will require further engineering of the tunneling barrier at the source end, which is out of the scope of this letter.
The device characteristics investigated here is for an ideal smooth edge, which establishes the performance limits of the GNR p-i-n tunneling FETs. Although the edge quality still remains to be improved, recent experiments have made significant progress for achieving smooth-edge GNRs. 18, 27 GNR edge roughness could affect the performance of the GNR tunneling FETs in two ways. First, bandgap states could be induced by the GNR edge roughness. The states, especially 8 in the band-to-band tunneling junction regions, can assist tunneling and results in an increase of both the on-current and the leakage current. Second, the edge roughness can result in edge scattering for conducting electrons which lowers the current. A detailed study of the edge roughness effect in GNR tunneling FET is beyond the scope of this letter.
Demonstration of the GNR p-i-n tunneling FETs would require techniques for obtaining narrow GNRs and for doping GNRs developed. The recently demonstrated method for chemically deriving the GNRs from graphene is capable of producing GNRs down to a width of about 1.5nm. 18 Attaching functional groups to the chemically reactive edge of the GNRs could be a promising method for achieving the required doping in the GNR tunneling FETs.
In summary, device physics of GNR tunneling FETs is studied by 3D atomistic simulations.
The important role of the edge bond relaxation on device characteristics is discovered. The modeled device shows a subthreshold swing of 14mV/dec at room temperature, and significantly improved on-off ratio, especially at low power supply voltages. The ambipolar I-V characteristics are a concern for digital electronics applications. We show that by either using an asymmetric source-drain doping or a properly designed gate underlap, the undesired ambipolar characteristics can be suppressed significantly for the p-i-n GNR tunneling FETs.
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Figure 1
The modeled device structure. 
